SkyCadEda · Bengaluru, India
CAD/EDA engineering for custom IC teams: SKILL automation, PDKs and DRC/LVS runsets.
We bring up Virtuoso and its licensing, install and QA foundry PDKs, write Calibre, PVS and Pegasus runsets, automate layout work in SKILL and Tcl, and run the RHEL/AlmaLinux CAD environment underneath. We are also Stabie-Soft's reseller in India for the SLAM layout and schematic tools.
- years combined CAD/EDA experience
- 25+
- engineering tracks
- 4
- automation languages
- SKILL · Tcl · Python
- verification decks
- Calibre · PVS · Pegasus · Assura
- Tools & formats
- Cadence Virtuoso
- SKILL
- Tcl/Tk
- Python
- Calibre
- Pegasus
- PVS
- Assura
- OpenAccess
- GDSII
- Who we work with
- Foundry
- IDM
- Fabless
- IP providers
- Design houses
Why teams call us
Four kinds of CAD work we take off a design team
Most engagements start with one of these. The output is code, decks and documented setups your team keeps running after we hand over.
Repetitive layout and reporting work
SKILL and Tcl scripts for recurring layout, schematic, reporting and utility tasks, so designers spend their time on design decisions.
PDK and flow setup
Techfiles, CDF callbacks, device models and layer maps, installed and checked when a new kit or a foundry update lands.
DRC/LVS runsets
Rule decks for Calibre (SVRF/TVF), Pegasus, PVS and Assura, plus waiver management and automated DRC/LVS flows.
CAD operations
Tool installs, FlexNet licensing, Grid Engine queues and remote access on RHEL/AlmaLinux for distributed teams.
; flag met1 shapes narrower than 0.14um, drop a marker
cv = dbOpenCellViewByType("demo_lib" "inv_1" "layout"
"maskLayout" "a")
count = 0
foreach(shape cv~>shapes
when(shape~>layerName == "met1"
&& shape~>objType == "rect"
let((bb w)
bb = shape~>bBox
w = min(xCoord(cadr(bb)) - xCoord(car(bb))
yCoord(cadr(bb)) - yCoord(car(bb)))
when(w < 0.14
dbCreateRect(cv list("marker" "error") bb)
count++))))
printf("met1 width violations: %d\n" count)
dbSave(cv)met1 width violations: 0
tA good fit when
- Manual layout or verification tasks are slowing project milestones.
- A new PDK, node migration, or foundry update needs reliable enablement support.
- Internal CAD teams need extra bandwidth for automation and rollout work.
- Distributed engineers need secure, operationally clean access to EDA environments.
Services
What we build and run
Eight service lines, from SKILL layout automation to secure remote access for design teams. Each one has its own page.
Layout automation
Expert SKILL programming for Virtuoso layout automation, including custom GUIs and scripts. Dedicated support for Synopsys scripting in Tcl, Tk, and Python.
- Custom Compiler
Schematic & simulation
Development of custom utilities like EM/Res calculators. We specialize in automating schematic tasks and streamlining simulation workflows.
- OCEAN
- ADE
PDK setup & development
Full lifecycle PDK setup and maintenance. From techfile creation to tool configuration, we ensure your design environment is production-ready.
- CDF
- BSIM/PSP
Physical verification
Comprehensive rule deck writing for Pegasus, Assura, and Calibre (SVRF/TVF). We handle DRC, LVS, and advanced physical verification setups.
IP porting & migration
Porting of schematics, symbols, and layouts across different technology nodes in Cadence. We handle the complexities of node migration.
- OpenAccess
- Virtuoso
Advanced PCells
Creation of sophisticated SKILL PCells and Python-based PCells. We build parameterised, DRC-aware cells to automate manual layout tasks.
- PyCell
Infrastructure & CAD
Setup of complete EDA infrastructure, including remote work environments and tool installations. Bash, Perl, and C Shell scripting for system automation.
- FlexLM
- LSF/Grid Engine
Secure deployment
Implementation of secure remote access solutions. We enable distributed teams to collaborate safely on sensitive IP with hardened VDI setups.
- VNC over SSH
- NoMachine
- VPN
Stabie-Soft SLAM for layout, schematic, and DRC/LVS
We are Stabie-Soft's official resale partner in India. We help teams evaluate SLAM on their own designs, deploy it on Linux, and automate work through its built-in Tcl API.
- Slam-Edit
- Layout editing for large custom-IC databases with Linux-native deployment and automation hooks.
- Slam-View
- Fast review for layout and mask data without pulling in a full editor workflow.
- Scheture & Secours
- Schematic capture, Verilog/CDL/SPICE translation, and schematic-driven layout.
- Verification
- In-tool DRC/LVS, compare utilities, and floorplanning support for fast debug loops.
# print every object in a cell, grouped by type
proc printCellInfo { cellId } {
foreach type { rectangle polygon path
instance pin via text } {
edbSeq loopVar $cellId $type {
puts [edbFetchObject $cellId $loopVar]
}
}
}Engagement model
Start with the current setup. End with a documented, working rollout.
We work in three steps: map what you already have, plan the rollout, then deploy, document and support it.
Step 1
Understand the current setup
We start by mapping the systems you already have, the target flow, the user model, and the security boundaries.
Step 2
Lay out the rollout plan
We turn that into an implementation plan, deployment sequence, and working documentation while the environment is being built.
Step 3
Deploy, document, support
We finish the setup, validate it with the team, hand over clear notes, and stay available after go-live.
Support can continue after go-live for fixes, tuning, and day-to-day CAD/EDA ownership. Discuss your project
Common engagements
Work we are usually asked to do
What comes in, what we hand back, and the tools involved. Each links to the service page with the detail.
Virtuoso Studio IC25 bring-up on RHEL/AlmaLinux
- Input
- A new or upgraded Virtuoso installation on shared Linux servers.
- Deliverable
- A user-ready environment, with cdsmgr/FlexNet licensing set up to coexist with the rest of your EDA licenses.
- Tools
- Virtuoso IC25 · cdsmgr · FlexNet · RHEL/AlmaLinux
PDK install and QA for foundry kits
- Input
- A kit drop or foundry update: tsmc18rf, tsmcN22, gf12nm and similar.
- Deliverable
- An installed, validated PDK: techfile, layer maps, CDF parameters and callbacks, device models.
- Tools
- Virtuoso · Techfile · CDF · BSIM/PSP
DRC/LVS runset development and waiver flow
- Input
- Foundry design rules, or existing decks that need rework.
- Deliverable
- Rule decks with runset QA, waiver management and automated DRC/LVS flows.
- Tools
- Calibre SVRF/TVF · Pegasus · PVS · Assura
SKILL and PCell automation for layout teams
- Input
- Layout tasks done by hand, or devices drawn the same way every time.
- Deliverable
- SKILL utilities and DRC-aware SKILL or PyCell PCells with CDF callbacks.
- Tools
- SKILL · PyCell · Virtuoso
Grid Engine farm and ClioSoft SOS data management
- Input
- Shared compute and design data across a team.
- Deliverable
- Sun Grid Engine workload distribution, ClioSoft SOS installation, repository setup and license server handling.
- Tools
- Sun Grid Engine · ClioSoft SOS · FlexNet
What kinds of EDA work can SkyCadEda automate?
Can you work with our existing CAD methodology and internal tools?
How do you handle secure collaboration on sensitive design IP?
Do you deliver standalone scripts or full integration support?
Discuss your project
A short description of the flow and the problem is enough to start. Replies come from [email protected].
- [email protected]
- Office
- Bengaluru, IN
- Time zone
- IST (UTC+05:30)